Prerequisites: Study of the functionality of Decoder.

Objective: To design 2 to 4 line decoder using Verilog HDL, obtain the simulation and synthesis.

Software and Hardware: Xilinx ISE 9.2i and FPGA Spartan-3E.

Theory:

4 to 16 decoder using 2 to 4 decoder verilog code using

2 to 4 decoder HDL Verilog Code. This page of verilog sourcecode covers HDL code for 2 to 4 decoder using verilog programming language. The fig-1 depicts 2 to 4 decoder schematic symbol and following is the truth table for the same. A 4x16 decoder has 4 inputs and 16 outputs, with the outputs going high for the corresponding 4-bit input. Similar is the case of a 2x4 decoder except for its 2 inputs and 4 outputs. Assuming all the 2x4 decoders have an enable input, which activa.

Decoders are circuits with two or more inputs and 2ⁿ outputs. Based on the input code, only one of the output is selected.

In case then-bit coded data has idle bit combinations, the decoder may have less than 2n outputs. 2-to-4, 3-to-8 line decoder or 4-to-16 decoder are other examples. The parallel binary number is an input to a decoder, used to notice the occurrence of a particular binary number at the input. Exp #1.2: 4-to-16 Decoder Using 2-to-4 Decoders. Next, we will design a 4-to-16 decoder using five 2-to-4 decoders that we design in the previous experiment. The top-module will be designed as: Figure 5: The Top-Module for 4-to-16 Decoder. Based on the new Top-module design in Figure 5, modify the top-module Verilog Code. 4 To 16 Decoder Using 2 To 4 Decoder Verilog Code For Windows A decoder is a multiple input, multiple output logic circuit that changes codes i/ps into coded o/ps, where both the inputs and outputs are dissimilar for instance n-to-2n, and binary coded decimal decoders.

The truth table of 2-to-4 line decoder is

Developed into a circuit it looks like Windows 8.1 gamer edition x64 2018.

Figure: Gate Level Representation of 2 to 4 Line Decoder (Logic Diagram)

Block Diagram:

Verilog Code:

(a). Using else if construct:

Test Bench Code:

4 To 16 Decoder Using 2 To 4 Decoder Verilog Code

Simulation Results:

(b). Using case construct:

Simulation Results:

Result: Designed 2x4 decoder and verified by synthesizing and simulating the VERILOG code.

Learning Outcome: After completion of this experiment, students are able to design Decoder circuit using Verilog VHDL.

Viva Questions:

How many 2X4 Decoders are needed to construct 4X16 Decoder?
What is the difference between Decoder and Encoder?
What are the applications of Decoder?
What is the difference between Decoder and Demultiplexer?
What is importance of enable line in Decoder?
For n- 2n decoder, how many input lines and how many output lines exist?

Oct 04, 2016
Oct 30, 2016
9,199

4 to 16 decoder using 2 to 4 decoder vhdl code

2 to 4 decoder HDL Verilog Code

This page of verilog sourcecode covers HDL code for 2 to 4 decoder using verilog programming language.

Symbol

The fig-1 depicts 2 to 4 decoder schematic symbol and following is the truth table forthe same.

Truth Table

E	Sel1	Sel0	Y3	Y2	Y1	Y0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0
0	X	X	0	0	0	0

Verilog code

module dec2_4 (a,b,en,y0,y1,y2,y3)
input a, b, en;
output y0,y1,y2,y3;
assign y0= (~a) & (~b) & en;
assign y1= (~a) & b & en;
assign y2= a & (~ b) & en;
assign y3= a & b & en;
end module

Simulation result

RF and Wireless tutorials

Share this page

4 To 16 Decoder Using 2 To 4 Decoder Verilog Code Examples

4 To 16 Decoder Using 2 To 4 Decoder Verilog Code

Translate this page